We present a digital solution to the froi!t-eiitl electronics for caloriinetric detectors at futurc supercolliclcrs based on high speed A D converters, ;I fully progr:unmablc pipeline/digital filter chain and local iiitelligence. Questions of error correction, fault-roler:uice and system retlund;incy w e ;ilso ct)nsidelrd.
Abstrcrct
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A system integration of a inultichiuinel device in ii multichip, Silicon-on-Silicoii Microsystem hybrid will be used. This solution allows ; I new level of integration of complex analog and digital functions. with an excellent tlexibility in mixing technologies for the different function;il blocks.
This type of VLSI multichip integration ;illows ;I hi$h degree of programmability at Ixilli the fiinction and tlic system level, ancl offers the possibility of customizing 11ic microsystem with detector-specific functions.
INlX( )1 )l.J(Tl( )N The electronics tor signal tletcction :ind triggering lor experiments at future proton supercolliders will be some ol' the most coinplex systems conceived so far for high energy physics. For calorimeters in p;irticul;r. complexity. speed and decision (trigger) power requirements call for iin unprecedented level of data identification. coinp;ictioii ;ind processing already at detector level. That, and the requirements 01' massive trigger processing early in the accluisitioo chain. require die lront-clid stage of these detectors lo include ;I major portion of thc tot;il electronics system. Front-end signal processing lor caloriinetric detectors is essential in order to xliieve arlecluiite sclcctivity in the trigger functions, with data identification aind compaction before reat1 out being required in the high rate environment of a high luminosity hadron machine. Other crucial considerations are the extreinely wide dyii'mic range aid bandwidth requirements for tlie front-end electronics. as well ilc; tlie volume of data to be transfened to tlie following stages of the trigger and readout system 111. 'I'hese requirements are best met by an early digitaliziition of tlie detector iiiformaticm, followed by on-chip digital signal processing and buffering functions at both the first-level and second-level decision latencies.
In The value of k is set by ihe allowed contribution of the quantization noise of,, to the overall resolution:
The combined effects ot' all noise sources (including conversion) on the theoretic;il calorimeter prform;mce can then be described by the fixtional increase o f tlie detecior resol ut ion:
Any practical implementaiio~i of a cornprcssiori-coiivc~ter system should produce ;I funcl ion R E ) hountled from ;ihove at all values of E.
The norinalized integral of expression (3b) can be used to define the miiiiinal transfer function I~, , ,~~, ( E ) which provides the relevant bounds on a wide family of possible transfer functions. The detailed functional lorin of any tr;wsfer funciion fulfilling these hounds is largely irrelevant. ' h i s holds true provided it obeys the lollowiiig general requirements at all energies: of being above the minimal transfer lunction, both in value and first derivative, illlcl of having ii monotonic behavior.
Practical implementations of. nonlinear transfer lunctions 
The "minimal" functions result from integrating expression (3b) in the energy range between 0.1 GeV and 2 T~V , witti k=1/J2 (corresponding to an upper limit of R(E) = 0.08). All transfer curves are normalized to two counts at FkO.1 GeV.
The relative effect of the composite transfer functiondigitalization described above on detector resolution for a type A caloiiineter is shown in fig.2 . On the average, above 1 CkV the intrinsic resolution of the calorimeter increases by a r-&five factor in the order of a few percent. With tlie apprcqxiate choice of compressor parameters, sirnil;ir results can be obtained for practically all calorimeter families.
It can be concluded from the above discussion that the combination of a suitable compression scheme and a practical 1 0 bit AIC) converter (i.e. with 9 -9.S effective bits) can he an adequate solution for early digitization of the data from most types of calorimetric detectors in the LHC/SSC energy range.
DESCRIPTION OF THE FERMI STRUCTlJRE
The FERMI microsystem is designed to perform dynamic range compression, 67 MHz digitalization, DSP and buffering of the data up to and including second-level trigger latency. It 1s intended 10 he mounted directly on the detector, along with a iniilt~-FlXMI controller pertorming control, calibration and other system functions. Due to the harsh environment and liinited accessibility, the design will incorporate a high degree ot redunbincy, fault-and radiation-tolerance.
Fig. 3 contains all major FERMI components in the form
ol ii simplified block diagram. It is divided into two main piirts: ill1 acquisition part and a common service part. The former consists of twelve identical channels in three groups of tour channels, while the latter ih unique. Only nine channels are used for data acquisition, the others serving as a redundant element\. To achieve a matching reliability in the service p a l . it is designed with ii high degree of fault tolerance.
The acquisition chiniiel begins with a non-linear amplifier to achieve signal compresbion. The compressed signal is applied to the A D converter where it is sunpled at the rising edge oi the interiial 67 MHz clock. This event also starts the digitization process. The resulting 10-hit &la are linearized and expanded to the full 16-bit dynamic range linear representation by means of a 1024 word look-up table containing the inverse transfer function of the detector -electronics system. The expanded data w e stored in the data memory at locations supplied by external circuitry (pointers from the ;iddress generator). In order to provide inforination for tlie first level trigger the expanded &TU from all active ch;mnels w e summed and fed to ii digital discriminator for pulse ideiitific:ition. This module-wide data is also suinined over time to emulate pulse integration. with the result truncated to 12 bits in order to reduce the complexity of the trigger system.
The digital discriminator, einulating ;in :in:ilog constant fraction discriminator, not only produces ;I intxlule-level pulse identification. but also a flag to identify ;I multi pulse condition (pile-up).
External circuitry keeps track of where rill samples itre stored until tlie first level trigger has made its decision. If a sample point is accepted as ;I v;tlitl event, I I pretlefined ternporid environment ( a time frame) is kept in the ineinory while locations that do not belonp to such intervals ;u'e relerised.
Released locations ;ire recycled to hc used for new input storage.
Extenla1 circuitry is ;tlso responsihle tor tr:t1lsliitillg the event identifier in a read coniin;ind into ;I pointer scquencc coiresponding to the time frame i n question. 'I'he pointer sequence. together with re;idout control iol'orrl1iitio11. is tninsfeixd to the attached 1'1il<Mls wlicre it is stored in the Readout controller. It is envis:iped that the retlucetl rcadout should be default when pushing d;it;i to the secoud level tripper prtressors. These could. however. return li)r selective rcaidout (pull) of full time frames. which might he IlecessiKy i n order to resolve more complex (pile-up) conditions. 'fhe &ita transfer from FERMI can thus be c1l;iracterizctl ;is "push with selective pull".
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The fault tolerance iii 13XM I is irnplementctl in tlillercnl ways depending on the logical fuiiction of each stage. It can he automatic. as in memories with error correction code (MY3), or it may require controller intervention. In the latter case, online error checking will alrrm the controller, which will respond with a hardware reconfiguration. thus eliminating the sou1'cc of elTor.
Each channel IC, containing four independent channels, will be equipped with a crossover switch dividing each channel into parts. Within these parts it will be possible to disable one of the four channels and reconfigure the remaining ones. In arithinetic parts, such as the circuits for first level summation and digital filtering, results will be checked by applying mtxlu 10-3 enor checking.
STATLJS OF THE PROJECT
The non-linear compressor amplifier prototype is designed, implemented and currently under test. Two prototype versions of an N i l converter have been designed and implemented, one of thc versions has been tested both at the sub-part level as wcll ;is ;I complete prototype while tlie other has been partly tested and ;I complete prototype is cuirently being processed.
'I'he digital part is modeled using the VHDL language and is heiiig verified using XILINX programmable mays as test media.
Test ;uid calibration procedures are being worked out, partly iis results of the VHDL modeling, partly a s results of the continuously ongoing system-wide simulations.
A Iloor-plan for a complete inicrosystem is under design.
CONCLUSIONS/SUMMARY
In this paper we have demonstrated the feasibility of producing caloriineter readout electronics, based on early digitaliz;ition, for the next generation of hadron colliders. The digital representation of the data allows the generation of very s1liU.p thresholds for the trigger processes. The problems of h;indling signals with very high dynamic range has been solved by the use of a non-linear transfer function matched to the resolution ol' the particular detector. A/D converters fu I fi1 ling the requirements special I y those which concern speed. size and power consumption are being developed. Digiral circuits providing the necessary storage, processing and coinmunicatioii functions are described. The questions of fault tolerance and reconfigurahilit y have been addressed at each stage of the design. A Silicon-on-Silicon microsystem p;ick;ipinp technology [4] is used to achieve a compact, yet llexible. readout system.
